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FABRICATION OF SINGLE OR MULTIPLE The basic concept of field plating relies on the vertical 
GATE FIELD PLATES depletion of the device active region , thus enabling larger 
extensions of the horizontal depletion region . This results in 
CROSS - REFERENCE TO RELATED a lower electric field in the device active region for a given 
APPLICATIONS 5 bias voltage , alleviating all the detrimental effects ( low 
breakdown , trapping phenomena , poor reliability ) that take 
This application is a continuation application under 35 place whenever a device is operated at a high electric field . 
U . S . C . § 120 of co - pending and commonly - assigned U . S . Moreover , a field plate positioned in the gate drain access 
patent application Ser . No . 12 / 898 , 341 , entitled “ FABRI region has also the capability of modulating the device 
CATION OF SINGLE OR MULTIPLE GATE FIELD 10 active region , resulting in a decrease of surface traps effects 
PLATES , ” filed on Oct . 5 , 2010 , by Alessandro Chini , that prevent proper device operation under large radio fre 
Umesh K . Mishra , Primit Parikh , and Yifeng Wu , which quency ( RF ) signals 
application is a divisional under 35 U . S . C . $ 121 of co - What is needed , however , are improved methods of 
pending and commonly - assigned U . S . Utility patent appli - 16 fabricating single or multiple gate field plates as well as 
cation Ser . No . 10 / 570 , 964 , entitled “ FABRICATION OF improved structures incorporating single or multiple gate 
SINGLE OR MULTIPLE GATE FIELD PLATES , ” filed on field plates . 
Mar . 8 , 2006 , now U . S . Pat . No . 7 , 812 , 369 , issued on Oct . 
12 , 2010 , by Alessandro Chini , Umesh K . Mishra , Primit SUMMARY OF THE INVENTION 
Parikh , and Yifeng Wu , which application claims the benefit 20 
under 35 U . S . C . § 365 of co - pending and commonly Embodiments of the present invention provide improved 
assigned PCT International Patent Application Serial No . methods of fabricating single and multiple gate field plates . 
PCT / US04 / 029324 , entitled “ FABRICATION OF SINGLE A fabrication process according to the invention uses con 
OR MULTIPLE GATE FIELD PLATES , ” filed on Sep . 9 , secutive steps of dielectric material deposition or growth , 
2004 , by Alessandro Chini , Umesh K . Mishra , Primit 25 dielectric material etch and metal evaporation on the surface 
Parikh , and Yifeng Wu , which application claims the benefit of field effect transistors . The advantages of the fabrication 
under 35 U . S . C . $ 119 ( e ) of co - pending and commonly process include tight control of the dielectric material thick 
assigned United States Provisional Patent Application Ser . ness , and the absence of any exposure of the surface of the 
No . 60 / 501 , 557 , entitled “ FABRICATION OF SINGLE OR device active region to any dry or wet etch process that may 
MULTIPLE GATE FIELD PLATES . ” filed on Sep . 9 , 2003 , 30 induce damage in the semiconductor material forming the 
by Alessandro Chini , Umesh K . Mishra , Primit Parikh , and field effect transistor . Moreover , the dielectric material 
Yifeng Wu , all of which applications are incorporated by deposited on the device surface does not need to be removed 
reference herein . from the device intrinsic regions , which enables the realiza 
tion of field - plated devices without damage caused by the 
STATEMENT REGARDING FEDERALLY 35 dry or wet etch processes . Using multiple gate field plates 
SPONSORED RESEARCH AND reduces gate resistance through the use of multiple connec 
DEVELOPMENT tions , thus improving performances of large periphery and / 
or sub - micron gate devices . Finally , by properly adjusting 
This invention was made with Government support under the thickness of the dielectric material , parallel gate contacts 
Grant No . N00014 - 01 - 1 - 0764 awarded by the ONR MURI 40 can be deposited on top of the dielectric material , in order to 
program and Grant No . F49620 - 99 - 1 - 0296 awarded by the significantly reduce gate resistance by electrically connect 
AFOSR MURI program . The Government has certain rights ing the parallel gate contacts on device extrinsic regions . 
in this invention . 
BRIEF DESCRIPTION OF THE DRAWINGS 
BACKGROUND OF THE INVENTION 
Referring now to the drawings in which like reference 
1 . Field of the Invention numbers represent corresponding parts throughout : 
This invention relates to semiconductor devices , and more FIG . 1A is a cross - sectional and FIG . 1B is a top view of 
particularly , to the fabrication of single or multiple gate field a field effect transistor ( FET ) ; 
plates . 50 FIG . 2A is a device cross - section and FIG . 2B is a device 
2 . Description of the Related Art top view illustrating dielectric material deposition / growth ; 
( Note : This application references to various publications FIG . 3A is a device cross - section and FIG . 3B is a device 
as indicated in the specification by reference numbers top view illustrating dielectric material being removed from 
enclosed in brackets , e . g . , [ x ] . A list of these publications device extrinsic regions ; 
ordered according to these reference numbers can be found 55 FIG . 4A is a device cross - section and FIG . 4B is a device 
below in the section entitled “ References . ” Each of these top view illustrating evaporation of gate field plate ; 
publications is incorporated by reference herein . ) FIG . 5A is a device cross - section and FIG . 5B is a device 
In a semiconductor - based field effect transistor ( FET ) , a top view illustrating an example of multiple field plate 
large electric field arises during normal operation in the structure ; 
gate - drain access region . Field plating is a well - known 60 FIG . 6 is a graph of simulation of fmar dependence vs . gate 
technique for improving device performance under high finger width ; 
electric field operation as well as alleviating surface traps FIG . 7A is a device cross - section , FIG . 7B is a device top 
phenomena [ 1 ] , [ 2 ] . For example , field plating has been an view and FIG . 7C is a device cross - section illustrating a 
effective and well - known technique in order to alleviate all multiple field plate device for reduced gate resistance ; 
the detrimental effects ( breakdown voltages , trapping 65 FIG . 8 is a schematic cross - section of a unit cell of a 
effects , reliability ) that take places in devices operating at nitride - based HEMT ( High Electron Mobility Transistor ) 
high electric field . device ; 
45 
Reier 
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lote 
FIG . 9 is a schematic cross - section of a unit cell of a materials are silicon nitrides and oxides , but others can be 
nitride - based HEMT device having a different configuration used , as long as they can be patterned by dry or wet etching 
from the device illustrated in FIG . 8 ; and or by lift - off . 
FIG . 10 is a graph that illustrates the effect of field plate FIG . 3A is a device cross - section and FIG . 3B is a device 
distance on device performance . 5 top view illustrating the second step of the fabrication process , which comprises patterning the dielectric material 
DETAILED DESCRIPTION OF THE 20 , by etch or removal from device extrinsic regions 22 , so 
INVENTION that the dielectric material 20 remains principally on an 
active region 18 of the device 10 . In the case where the 
In the following description of the preferred embodiment . 10 pattern is formed by etching , it should be stressed that the 
reference is made to the accompanying drawings which device 10 surface will be protected during this step , pre 
form a part hereof , and in which is shown by way of venting any exposure of the surface of the active region 18 
illustration a specific embodiment in which the invention to any dry or wet etch process that may induce damage in the semiconductor material forming the device . After this step , may be practiced . It is to be understood that other embodi 15 ohmic contacts 12 , 14 are electrically accessible , as well as ments may be utilized and structural changes may be made the gate portion 16 that resides in the device extrinsic region 
without departing from the scope of the present invention . 22 . Overview FIG . 4A is a device cross - section and FIG . 4B is a device The present invention describes a simple fabrication pro top view illustrating the third step of the fabrication process , 
cess for the realization of single or multiple gate field plate 20 which comprises creating a field plate 24 on the patterned 
structures for field effect transistors ( FETs ) . The present dielectric material 20 , wherein gate 16 and field plate 24 invention uses simple and typically well - controlled consecu contacts are electrically shorted at least at one side of the 
tive processing steps of dielectric material deposition or extrinsic region , providing a low resistance connection ther 
growth , dielectric material etch and metal evaporation . ebetween . Preferably , metal evaporation is used to form the 
Fabrication Process 25 field plate 24 , wherein the field plate 24 comprised of a metal 
FIGS . 1A , 1B , 2A , 2B , 3A , 3C , 4A , and 4B illustrate the stripe or contact . The field plate 24 is positioned in a gate 16 
steps of one possible realization of the fabrication process drain access region , thereby providing a capability of modu 
according an embodiment of the invention , wherein the lating the active region 18 , resulting in a decrease of surface 
fabrication process comprises a method of fabricating gate traps effect that prevent proper device operation under large 
field plates . a 30 RF signals . The field plate 24 is connected to both sides of 
FIG . 1A is a cross - sectional and FIG . 1B is a top view of the device intrinsic region , and the gate 10 and held plate 24 
a field effect transistor ( FET ) 10 that includes source and are electrically shorted at least at one side of the extrinsic 
drain ohmic contacts 12 and 14 , a gate contact 16 and an region 22 , providing a low resistance connection between 
active region 18 . The steps of the fabrication process are the two metal lines thereof . The offset and length of the field 35 plate 24 are optimized with respect to the targeted device 
applied on the field effect transistor 10 or other device . The performance , i . e . , breakdown voltage , RF performance , etc . 
method generally comprises performing consecutive steps If a multiple field plate structure is required , the three of dielectric material deposition or growth , dielectric mate steps of dielectric material deposition / growth , dielectric 
rial etch and metal evaporation to create one or more field material etch and metal evaporation described in FIGS . 2A , 
plates on a surface of the device , wherein the steps permit a 40 2B . 3A . 3B . 4A and 4B can be repeated . 
tight control on field plate operation and wherein the dielec - FIG . 5A is a device cross - section and FIG . 5B is a device 
tric material deposited on the surface does not need to be top view illustrating an example of creating multiple con 
removed from the active region 18 , thereby enabling real - nections using multiple gate field plates in order to reduce 
ization of a field - plated device without using a low - damage gate resistance , thereby improving the performance of a 
dielectric material dry or wet etch process . The performing 45 large periphery device and / or sub - micron gate device . This 
step further comprises the steps of : ( 1 ) depositing or grow - example is a two field plate structure , which includes 
ing the dielectric material on the intrinsic and extrinsic another layer of dielectric material 26 and another field plate 
regions of the device , wherein the dielectric material thick - 28 comprised of a metal stripe or contact . Dielectric material 
ness is controlled in order to achieve proper operation of the 26 thickness , field plate 28 length and offset with respect to 
device ; ( 2 ) patterning the dielectric material by the dry or 50 the gate 16 and other field plates 24 , and the number of field 
wet etch process or by a lift - off process , so that the dielectric plates 24 , 28 introduced , comprise fabrication process 
material remains principally on an active region of the parameters . Using multiple field plates 24 , 28 allows more 
device ; and ( 3 ) evaporating a field plate on the patterned freedom in device 10 design , and has a significant impact in 
dielectric material , wherein gate and field plate contacts are the realization of high voltage devices 10 . 
electrically shorted at least at one side of the extrinsic 55 Another advantage of the present invention is the possi 
region , providing a low resistance connection therebetween . bility of alleviating the decrease in RF performance induced 
These steps are described in more detail below in conjunc by gate resistance in a large periphery device . Typically , the 
tion with FIGS . 2A , 2B , 3A , 3B , 4A and 4B . frequency of maximum oscillation ( fmor ) decreases at the 
FIG . 2A is a device cross - section and FIG . 2B is a device increasing of the gate finger width due to the increase in gate 
top view illustrating the first step of the fabrication process , 60 resistance . 
which comprises depositing or growing the dielectric mate - FIG . 6 is a graph of simulation of fmar dependence vs . gate 
rial 20 on intrinsic and extrinsic regions of the device 10 . finger width . As indicated in the graph , the introduction of 
The dielectric material 20 thickness is the critical parameter a field plate structure shorted on both ends of the active 
to be controlled in order to achieve proper operation of the region can improve for performances of devices with large 
finished device 10 . However , this is usually a well controlled 65 finger width . Using a field plate with a resistance Rf equiva 
process in most deposition / growth techniques , e . g . , PECVD lent to the gate resistance Rg and connected to both sides of ( Plasma Enhanced Chemical Vapor Deposition ) . Typical the active region significantly improves fmax performance . 
PG 
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Further improvement can be achieved by lowering field devices . At 4 GHz operation , power densities of 12 W / mm 
plate resistance . It should be stressed that this decrease will and 18 . 8 W / mm have been achieved for devices on sapphire 
be observed only if the parasitic capacitances added by the and silicon carbide substrate , respectively . Due to the sim 
field plate structure are negligible compared to those of the plicity of the processing step involved in the field plate 
intrinsic device . This can be achieved by proper choice of 5 fabrication , the present invention can be used in the devel 
dielectric material and its thickness , and has to be considered opment of AlGaN / GaN HEMTs technology and other semi 
as an optimization process . conductor devices . Using properly designed multiple field 
Multiple connections between the gate and field plate also plates greatly improves both breakdown and large RF signal 
results in a significant decrease in the gate resistance . In performance in such devices . 
order to achieve this multiple connection without severely 10 A GaN - based HEMT includes a channel layer and a 
degrading RF operation , a small portion of the active region barrier layer on the channel layer . Metal source and drain 
is etched prior to gate deposition to create the multiple ohmic contacts are formed in contact with the barrier layer . 
connections between the gate and the field plates without A gate contact is formed on the barrier layer between the 
degrading the device ' s RF operation . source and drain contacts and a spacer layer is formed above 
In this region , the gate and field plates can be connected 15 the barrier layer . The spacer layer may be formed before or 
without introducing any additional parasitic capacitance to after formation of the gate contact . The spacer layer may 
the device . Again , device performance improves only if the comprise a dielectric layer , a layer of undoped or depleted 
introduced parasitic capacitance is small as compared to Al GaN ( 0 < = x < = 1 ) material , or a combination thereof . A 
those of the intrinsic device . Furthermore , the spacing conductive field plate is formed above the spacer layer and 
between individual active regions is used to engineer the 20 extends a distance Lf ( field plate distance ) from the edge of 
thermal impedance of the device more effectively than a the gate contact towards the drain contact . The field plate 
device with a conventional topology . may be electrically connected to the gate contact . In some 
Critical parameters are the choice of dielectric material , embodiments , the field plate is formed during the same 
the thickness of the dielectric material , and the length of the deposition step as an extension of the gate contact . In other 
field plates . These critical parameters have to be considered 25 embodiments , the field plate and gate contact are formed 
as optimization steps of the proposed fabrication process . during separate deposition steps . This arrangement may 
Using this method allows the fabrication of large periph - reduce the peak electric field in the device resulting in 
ery devices with a reduced number of air bridges . Moreover , increased breakdown voltage and reduced trapping . The 
the fabrication of sub - micron devices can take advantage of reduction of the electric field may also yield other benefits 
the present invention . Typically , sub - micron gates are fab - 30 such as reduced leakage currents and enhanced reliability . 
ricated using a T - shape process , since the T - shape reduces An embodiment of the invention is illustrated in FIG . 8 , 
gate resistance as compared to a standard gate shape . Low which is a schematic cross - section of a unit cell 30 of a 
gate resistance can be achieved even with sub - micron gates nitride - based HEMT device . Specifically , the device 30 
by creating the multiple connections without a T - shape includes a substrate 32 , which may comprise silicon carbide , 
process . 35 sapphire , spinel , Zno , silicon or any other material capable 
In addition , a parallel gate contact can be deposited on top of supporting growth of Group III - nitride materials . An 
of the dielectric material by properly adjusting the material Al Gal - ZN ( 0 < = z < = 1 ) nucleation layer 34 is grown on the 
dielectric thickness , in order to significantly reduce gate substrate 32 via an epitaxial crystal growth method , such as 
resistance by creating multiple connections using the paral - MOCVD ( Metalorganic Chemical Vapor Deposition ) , 
lel field plates on the device extrinsic regions . The low 40 HVPE ( Hydride Vapor Phase Epitaxy ) or MBE ( Molecular 
resistance path is provided by the parallel field plates , Beam Epitaxy ) . The formation of nucleation layer 34 may 
through a proper choice of the width at which the connection depend on the material of substrate 32 . For example , meth 
between the gate and field plates occurs . ods of forming nucleation layer 34 on various substrates are 
FIG . 7A is a device cross - section , FIG . 7B is a device top taught in [ 4 ] and [ 5 ] . Methods of forming nucleation layers 
view and FIG . 7C is a device cross - section illustrating 45 on silicon carbide substrates are disclosed in [ 6 ] , [ 7 ] and [ 8 ] . 
examples of multiple field plate structures for reduced gate A high resistivity Group III - nitride channel layer 36 is 
resistance . Moreover , having a field plate covering the gate formed on the nucleation layer 34 . Channel layer 36 may 
source access region , such as shown in FIGS . 7A , 7B and comprise Al Ga , In ( 1 - x - N ( 0 < = x < = 1 , 0 < = y < = 1 , x + y < = 1 ) . 
7C , is also used for of modulating source access resistance Next , an Al , Ga - N ( 0 < = x < = 1 ) barrier layer 38 is formed on 
for improving device linearity performance . 50 the channel layer 36 . Each of the channel layer 36 and 
Gallium Nitride - Based High Electron Mobility Transistor barrier layer 38 may comprise sub - layers that may comprise 
with Field Plates doped or undoped layers of Group III - nitride materials . 
GaN based transistors including AlGaN / GaN High Elec - Exemplary structures are illustrated in [ 3 ] , [ 9 ] , [ 10 ] , [ 11 ] and 
tron Mobility Transistors ( HEMTs ) are capable of very high [ 12 ] . Other nitride - based HEMT structures are illustrated in 
voltage and high power operation at RF , microwave and 55 [ 13 ] and [ 14 ] . 
millimeter - wave frequencies . However , electron trapping In the embodiment illustrated in FIG . 8 , a Group III 
and the ensuing difference between DC and RF character - nitride semiconductor spacer layer 40 is grown on the 
istics has limited the performance of these devices . Sin Al Ga - N barrier layer 28 . Spacer layer 40 may have a 
passivation has been successfully employed to alleviate this uniform or graded composition . Spacer layer 40 may be 
trapping problem , resulting in high performance devices 60 undoped and / or may be designed to be fully depleted as 
with power densities over 10 W / mm at 10 GHz . For grown . 
example , [ 3 ] discloses methods and structures for reducing Source 42 and drain 44 electrodes are formed making 
the trapping effect in GaN transistors . However , due to the ohmic contacts through the barrier layer 38 such that an 
high electric fields existing in these structures , charge trap - electric current flows between the source and drain elec 
ping is still an issue . 65 trodes 42 , 44 via a two - dimensional electron gas ( 2DEG ) 
The present invention has been successfully utilized for induced at the heterointerface between the channel layer 36 
improving the performance of AlGaN / GaN HEMT power and barrier layer 38 when a gate electrode 46 is biased at an 
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appropriate level . The formation of source and drain elec - [ 2 ] Y . Ando et al . “ 10 - W / mm AlGaNGaN HFET With a 
trodes 42 , 44 is described in detail in the patents and Field Modulating Plate , ” IEEE Electron Device Letters , 
publications referenced above . Vol . 24 , No . 5 , May 2003 , pp . 289 - 291 . 
The spacer layer 40 may be etched and the gate electrode [ 3 ] U . S . Pat . No . 6 , 586 , 781 , issued Jull 1 , 2003 , to Wu , et al . , 
46 deposited such that the bottom of the gate electrode 46 is 5 entitled “ Group III nitride based FETs and HEMTs with 
on the surface of barrier layer 38 . The metal forming the gate reduced trapping and method for producing the same . ” 
electrode 46 may be patterned to extend across spacer layer [ 4 ] U . S . Pat . No . 5 , 290 , 393 , issued Mar . 1 , 1994 , to Naka 
40 so that the top of the gate 46 forms a field plate structure mura , entitled “ Crystal growth method for gallium 
48 extending a distance Lf away from the edge of gate 46 nitride - based compound semiconductor . " 
towards drain 44 . Stated differently , the part of the gate 46 10 [ 5 ] U . S . Pat . No . 5 , 686 , 738 , issued Nov . 11 , 1997 , to 
metal resting on the spacer layer 40 forms an epitaxial field Moustakas , entitled “ Highly insulating monocrystalline 
plate 48 . Finally , the structure is covered with a dielectric gallium nitride thin films . ” 
passivation layer 50 such as silicon nitride . Methods of [ 6 ] U . S . Pat . No . 5 , 393 , 993 , issued Feb . 28 , 1995 , to 
forming the dielectric passivation 50 are described in detail Edmond , et al . , entitled “ Buffer structure between silicon 
in the patents and publications referenced above . 15 carbide and gallium nitride and resulting semiconductor 
Other embodiments of the invention are illustrated in FIG . devices . " 
9 , which is a schematic cross - section of a unit cell 30 of a [ 7 ] U . S . Pat . No . 5 , 523 , 589 , issued Jun . 4 , 1996 , to Edmond , 
nitride - based HEMT device having a different configuration et al . , entitled “ Vertical geometry light emitting diode 
from the device illustrated in FIG . 8 . The substrate 32 , with group III nitride active layer and extended lifetime . ” 
nucleation layer 34 , channel layer 36 and barrier layer 38 in 20 [ 8 ] U . S . Pat . No . 5 , 739 , 554 , issued Apr . 14 , 1998 , to 
the device 30 illustrated in FIG . 9 are similar to the corre Edmond , et al . , entitled “ Double heterojunction light 
sponding layers illustrated in FIG . 8 . In some embodiments , emitting diode with gallium nitride active layer . ” 
the substrate 32 comprises semi - insulating 4H - SiC com - [ 9 ] U . S . Pat . No . 6 , 316 , 793 , issued Nov . 13 , 2001 , to 
mercially available from Cree , Inc . of Durham , N . C . , the Sheppard , et al . , entitled “ Nitride based transistors on 
nucleation layer 34 is formed of AIN , and the channel layer 25 semi - insulating silicon carbide substrates . " 
36 comprises a 2 um thick layer of GaN : Fe , while barrier [ 10 ] U . S . Pat . No . 6 , 548 , 333 , issued Apr . 15 , 2003 , to Smith , 
layer 38 comprises 0 . 8 nm of AIN and 22 . 5 nm of Al , Gal - N , entitled “ Aluminum gallium nitride / gallium nitride high 
wherein x = 0 . 195 , as measured by PL ( photoluminescence ) . electron mobility transistors having a gate contact on a 
The gate electrode 46 is formed after formation of barrier gallium nitride based cap segment . ” 
layer 38 and passivation layer 50 is deposited on the device . 30 [ 11 ] U . S . Patent Application Publication No . 2002 / 0167023 , 
A field plate 48 is then formed on the passivation layer 50 published Nov . 14 , 2002 , by Chavarkar , Prashant ; et al . , 
overlapping the gate 46 and extending a distance Lf in the entitled " Group - III nitride based high electron mobility 
gate - drain region . In the embodiment illustrated in FIG . 9 , transistor ( HEMT ) with barrier / spacer layer . " 
passivation layer 50 serves as a spacer layer for the field [ 12 ] U . S . Patent Application Publication No . 2003 / 0020092 , 
plate 48 . The overlap of the field plate 48 above the gate 46 35 published Jan . 30 , 2003 , by Parikh , Primit , et al . , entitled 
and the amount of extension in the gate - drain region may be “ Insulating gate AlGaN / GaN HEMT .” 
varied for optimum results . Field plate 48 and gate 46 may [ 13 ] U . S . Pat . No . 5 , 192 , 987 , issued Mar . 9 , 1993 , to Khan , 
be electrically connected with a via or other connection ( not et al . , entitled “ High electron mobility transistor with 
shown ) . GaN / Al , Ga - N heterojunctions . " 
In some embodiments , the field plate 48 may extend a 40 [ 14 ] U . S . Pat . No . 5 , 296 , 395 , issued Mar . 22 , 1994 , to Khan , 
distance Lf of 0 . 2 to 1 um . In some embodiments , the field et al . , entitled “ Method of making a high electron mobility 
plate 48 may extend a distance Lf of 0 . 5 to 0 . 9 um . In transistor . ” 
preferred embodiments , the field plate 48 may extend a [ 15 ] Y . - F . Wu , A . Saxler , M . Moore , R . P . Smith , S . Shep 
distance Lf of 0 . 7 um . pard , P . M . Chavarkar , T . Wisleder , U . K . Mishra , P . 
A GaN - based HEMT structure in accordance with the 45 Parikh , “ 30 W / mm GaN HEMTs by field plate optimiza 
embodiment of FIG . 9 was constructed and tested . The tion " , IEEE EDL , Vol . 25 , No . 3 , pp . 117 - 119 , March 
device achieved a power density of 32 W / mm with 55 % 2004 . 
Power Added Efficiency ( PAE ) operating at 120 V and 4 [ 16 ] S . Karmalkar , U . K . Mishra , Very high voltage 
GHz . AlGaN — GaN HEMT using a field plate deposited on a 
The effect of field plate distance ( Lf ) on device perfor - 50 stepped insulator , Solid State Electronics , 45 ( 2001 ) 
mance was tested . Devices were fabricated generally in 1645 - 1652 . 
accordance with the embodiment of FIG . 9 except that the 
field plate length Lf was varied from a distance of 0 to 0 . 9 CONCLUSION 
um . The PAE of the resulting devices was then measured . As 
illustrated in FIG . 10 , the PAE showed improvement once 55 This concludes the description of the preferred embodi 
the field plate length was extended to 0 . 5 um , with an ment of the present invention . The foregoing description of 
optimum length of about 0 . 7 um . However , the optimum one or more embodiments of the invention has been pre 
length may depend on the specific device design as well as sented for the purposes of illustration and description . It is 
operating voltage and frequency . not intended to be exhaustive or to limit the invention to the 
60 precise form disclosed . Many modifications and variations 
REFERENCES are possible in light of the above teaching . It is intended that 
the scope of the invention be limited not by this detailed 
The following references are incorporated by reference description , but rather by the claims appended hereto . 
herein : What is claimed is : [ 1 ] K Asano et al . “ Novel High Power AlGaAs / GaAs HFET 65 1 . A high electron mobility transistor ( HEMT ) , compris 
with a Field - Modulating Plate Operated at 35V Drain ing : 
Voltage , ” IEDM Conference , 1998 , pp . 59 - 62 . a spacer layer directly on an active region ; and 
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source and drain electrodes making ohmic contacts with 6 . The device of claim 3 , wherein the first spacer layer 
the active region ; comprises a semiconductor . 
wherein the spacer laver is etched to expose the active 7 . The device of claim 6 , wherein the semiconductor is 
region and a gate electrode is deposited such that at undoped or depleted . 
least a bottom portion of the gate electrode is directly 5 5 8 . The device of claim 3 , wherein the active region comprises a barrier layer directly on a channel layer and the on the active region , spacer layer is directly on the barrier layer . 
wherein a field plate extends a distance across at least a 9 . A transistor , comprising : portion of the spacer layer and towards the drain a semiconductor layer comprising a barrier layer on a 
electrode ; channel layer ; 
wherein a second spacer layer comprising silicon nitride a spacer layer directly on the barrier layer , wherein the 
is on the field plate and at least a portion of the spacer spacer layer includes an opening ; 
layer ; a gate deposited in the opening and directly on a surface 
wherein a second field plate is on the second spacer layer , of the barrier layer ; 
and a source contact on the barrier layer in a source contact 
wherein a power added efficiency of the HEMT is region and a drain contact on the barrier layer in a drain 
increased as compared to a HEMT without the field contact region ; and a field plate on the spacer layer , wherein the spacer layer plate . 
2 . The transistor of claim 1 , wherein : is not removed to expose the barrier layer except in the 
the active region comprises a barrier layer directly on a 20 opening , the source contact region , and the drain con 
channel layer , and tact region , so that the spacer layer is in direct contact 
the spacer layer is directly on the barrier layer . with the barrier layer across an entire length between 
3 . A device , comprising : the source contact and the gate and across an entire 
an active region ; length between the drain contact and the gate . 
a first spacer layer directly on the active region ; 10 . The transistor of claim 9 , further comprising : 
a gate electrode directly on the active region ; a second spacer layer on the field plate ; and 
a first field plate connected to the gate electrode and on the a second field plate on the second spacer layer . 11 . The transistor of claim 9 , wherein : first spacer layer ; 
a second spacer layer on the first field plate ; and the transistor further comprises the barrier layer directly 
a second field plate on the second spacer layer , the second 30 on the channel layer , and 
field plate overlapping with the first field plate ; and 30 the field plate extends a distance away from the gate 
wherein none of the first spacer layer is removed to towards the drain electrode and further comprising a passivation layer on the gate and at least a portion of the expose the active region . 
4 . The device of claim 3 , wherein the spacer layers spacer layer . 
comprise silicon nitride . 12 . The transistor of claim 9 , wherein the spacer layer 
5 . The device of claim 3 , wherein the spacer layers 35 comprises a dielectric . 
comprise a dielectric . 
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